Sujet : Re: Computer architects leaving Intel...
De : already5chosen (at) *nospam* yahoo.com (Michael S)
Groupes : comp.archDate : 17. Sep 2024, 10:52:48
Autres entêtes
Organisation : A noiseless patient Spider
Message-ID : <20240917125248.00002a95@yahoo.com>
References : 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
User-Agent : Claws Mail 3.19.1 (GTK+ 2.24.33; x86_64-w64-mingw32)
On Tue, 17 Sep 2024 11:42:47 +0200
Terje Mathisen <
terje.mathisen@tmsw.no> wrote:
Michael S wrote:
On Tue, 17 Sep 2024 08:20:15 +0200
Terje Mathisen <terje.mathisen@tmsw.no> wrote:
EricP wrote:
These double-width bit-field straddle operations show up at
32-bits. Various FP64 formats (DEC's middle-endian FP being the
worst example), Intel page table entries and segment/gate
descriptors, come to mind.
>
Lots of them in 32-bit code!
Lot's of what in 32-bit code?
Pretty much any 64-bit container with non-regular contents, with the
suggest double / fp64 as the classic example?
Terje
You mean
struct { int a; double b; } where on 32-bit target we expect that b is
not padded?
And then mantissa of b crosses 64-bit boundary?
But mantissa of b is not accessed as bit field in a typical program.