Liste des Groupes | Revenir à se design |
On Sun, 1 Sep 2024 15:34:13 +1000, Bill Sloman <bill.sloman@ieee.org>It's resolution is about 10psec, because that's the - temperature dependent - delay through individual delay elements. If you want it to be more precise, you have to control the part's temperature, or re-calibrate every few minutes. That's what I was planning to do when I contemplated using it, and figured that I could get it done within a millisecond - which did call for a fast A/D. Which one I can't remember because it was back in 1998.
wrote:
I've tested that part. It's expensive, drifty, and has an insaneMeander-line sections connected by loading coils could be interesting.>
One product that I'm considering now is a programmable delay line, and
that idea might help.
Like the MC100EP195?
>
https://www.onsemi.com/pdf/datasheet/mc100ep195-d.pdf
>
You do seem to spend a lot of time re-inventing the wheel, and
congratulating yourself on the originality of your re-invented concepts.
amount of jitter. It's funny that its resolution is "about 10 ps"
Maxim and I think someone else made CMOS programmable delay lineThe MC100EP195 and MC100EP196 have been around for thirty years now, and don't seem to have been discontinued.
chips, which were equally bad, not to mention discontinued.
We mostly use fast ramps and comparators and DACs to make programmableBeen there, done that.
delays. Jitter is low and polynomial calibration makes them very
accurate. Cheap too.
Of course I keep inventing things. That's my job.You'd have to do it less often if you knew more about what was already available, and were more skilled at reading the datasheets for the stuff you could buy.
Les messages affichés proviennent d'usenet.