Liste des Groupes | Revenir à se design |
Edward Rawde wrote:Bill Sloman wrote:>This just reworks my circuit to use a controllable asymmetric current mirror instead of the FET for gain control. I take the>
feedback from the full wave rectifier and switch every half-cycle to reconstruct a variable amplitude sine wave to control the
output amplitude. It does use a lot of components, but it strikes me as fairly comprehensible.
>
First I corrected the usual line wrap issues.
>
In the latest LTSpice (24.1.0) it took me a good hour or two to find out why I was getting strange netlist errors for all the
opamps
in the circuit.
>
This turned out to be .ENDS in the BAS70L model. Remove .ENDS and the issues go away.
>
So this is the circuit I'm simulating in 24.1.0 with no component updates available.
I'm expecting it to take 2 hours to complete.
Thank you for your tip to wait 2 hours for results. For what it's worth,
Bill's original LTSpice source worked for me "as is."
>
Danke,
>
--
Don, KB7RPU, https://www.qsl.net/kb7rpu
There was a young lady named Bright Whose speed was far faster than light;
She set out one day In a relative way And returned on the previous night.
Les messages affichés proviennent d'usenet.