Re: Zilog stopping Z80 production

On 4/24/2024 1:48 PM, boB wrote:

On Wed, 24 Apr 2024 21:22:07 +0200, Lasse Langwadt <llc@fonz.dk>
wrote:
 

On 4/24/24 04:00, Don Y wrote:

On 4/23/2024 5:08 PM, Edward Rawde wrote:

It must be trivial to get a VHDL/Verilog model and make your own by now.

>
The problem with all the early/simple/trivial processors is getting
the rest of the system to run as fast as the core can.  E.g., running
a core at ~200MHz and expecting the same bus timing means < 5ns memory.
>
(for a Z80, that would be ~10ns as the bus timing is inherently slower)

>
how much memory can it address?

 64K
16 bits worth.

*Directly*.  But, many Z80 (and 68xx) devices augmented the normal
memory (+I/O) capabilities to overcome the limitations of the
processors (of that generation).
Or, bastardized memory in ways that we would consider unnecessary,
today.  (E.g., reading from memory gave you the CODE but writing
actually modified the contents of the frame buffer in many video
games -- there's no need to OVERWRITE your EPROM-based program
and no need to READ the contents of the frame buffer!)
I would typically route 8 higher address lines to row-drivers for
a  key matrix and *read* the column data to detect switch closures.
Wasteful of address space but 64K of I/O space was rarely needed
to be completely decoded!
So, you could quickly check to see if ANY key was depressed
(drive ALL rows, look for ANY column) before deciding if you
had to be more deliberate in your choice of row drives (to
identify the specific key closure).