Sujet : Re: Fast monostable with a transistpor array
De : invalid (at) *nospam* invalid.invalid (Edward Rawde)
Groupes : sci.electronics.designDate : 15. Jun 2024, 17:23:58
Autres entêtes
Organisation : BWH Usenet Archive (https://usenet.blueworldhosting.com)
Message-ID : <v4kf6v$a82$1@nnrp.usenet.blueworldhosting.com>
References : 1 2 3 4 5 6
User-Agent : Microsoft Outlook Express 6.00.2900.5931
"legg" <
legg@nospam.magma.ca> wrote in message
news:m95r6jhkg2t0ivj4rcgommqljvb5v4ihhd@4ax.com...On Fri, 14 Jun 2024 09:03:03 -0700, john larkin <jl@650pot.com> wrote:
>
On Fri, 14 Jun 2024 11:08:56 -0400, "Edward Rawde"
<invalid@invalid.invalid> wrote:
>
>
"john larkin" <jl@650pot.com> wrote in message news:hilo6j9dgctalpiu4v09rpdavf6fetm1cv@4ax.com...
On Thu, 13 Jun 2024 23:25:37 -0400, "Edward Rawde"
<invalid@invalid.invalid> wrote:
>
"Bill Sloman" <bill.sloman@ieee.org> wrote in message news:v4f2nm$2augj$1@dont-email.me...
One option John Larjkin doesn't seem to have explored is using Renesas HFA3096 five transistor array as basis for his
mononstable
and level shifter.
>
It offers three 8GHz NPN parts and two 5.5GHz PNP parts in a single array.
>
https://www.renesas.com/us/en/document/dst/hfa3046-hfa3096-hfa3127-hfa3128-datasheet?r=494216
>
>
I put the NPN model parameters into a circuit designed by yourself.
It's late now but I got as far as Time step too small.
>
>
That is neither fast nor a monostable.
>
Yes ok it's an astable and certainly not intended to be fast.
It was intended only to see if the model worked. Nothing more.
>
It doesn't work!
Actually it does, see below.
>
>
>
There's no reason to use many-GHz parts in micropower circuits. One
reason is that the sim breaks.
>
Most versions of the HFA3046 are obsolete. The only one left at
Digikey costs $12. It would be risky to design around that part.
Wasn't HFA originally a Harris part?
>
There are lots of dual (non-monolithic) diodes and bipolars and fets
around, but the monolithic arrays are mostly gone.
>
The duals save space, but aren't well matched so are electrically and
thermally equivalent to buying two separate parts.
>
I wonder if one could design really fast stuff with the HFA3046.
Package parasitics look nasty. And the big package will force ugly PCB
routing. You can plop a single tiny transistor wherever you want.
>
The HFA parts are either 5 NPNs or 5 PNPs, which is also awkward.
>
>
>
>
The original simulation of the astable multivibrator was intended
to demonstrate reasonable speed at low power.
Yes. It's not hard to find the original posts online.
>
The model was published by Intersil in 1996 in app note MM3046.
>
The simulation runs if properly typeset.
Thanks for pointing that out. You're absolutely right. Here is the corrected version.
As usual, line breaks will need to be fixed.
>
RL
Version 4
SHEET 1 2848 1316
WIRE -592 512 -752 512
WIRE -240 512 -592 512
WIRE -64 512 -240 512
WIRE 32 512 -64 512
WIRE -64 528 -64 512
WIRE 32 528 32 512
WIRE -592 560 -592 512
WIRE -240 560 -240 512
WIRE -752 624 -752 512
WIRE -64 624 -64 608
WIRE 192 624 -64 624
WIRE 208 624 192 624
WIRE -64 640 -64 624
WIRE -240 688 -240 640
WIRE -128 688 -240 688
WIRE -592 704 -592 640
WIRE -464 704 -592 704
WIRE -384 704 -464 704
WIRE -240 704 -240 688
WIRE -240 704 -320 704
WIRE -464 736 -464 704
WIRE -240 736 -240 704
WIRE -64 768 -64 736
WIRE 32 768 32 608
WIRE 32 768 -64 768
WIRE -592 832 -592 704
WIRE 32 832 32 768
WIRE -512 880 -528 880
WIRE -464 880 -464 816
WIRE -464 880 -512 880
WIRE -448 880 -464 880
WIRE -384 880 -320 704
WIRE -320 880 -384 704
WIRE -240 880 -240 816
WIRE -240 880 -256 880
WIRE -208 880 -240 880
WIRE -32 880 -208 880
WIRE -208 912 -208 880
WIRE -512 928 -512 880
WIRE -752 1008 -752 704
WIRE -592 1008 -592 928
WIRE -592 1008 -752 1008
WIRE -512 1008 -512 992
WIRE -512 1008 -592 1008
WIRE -208 1008 -208 976
WIRE -208 1008 -512 1008
WIRE 32 1008 32 928
WIRE 32 1008 -208 1008
WIRE -752 1040 -752 1008
FLAG -752 1040 0
FLAG 192 624 out
SYMBOL RES -608 544 R0
SYMATTR InstName R1
SYMATTR Value 1Meg
SYMBOL res 16 512 R0
SYMATTR InstName R10
SYMATTR Value 2Meg
SYMBOL cap -384 864 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C1
SYMATTR Value 1.5p
SYMBOL cap -256 864 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C2
SYMATTR Value 1.5p
SYMBOL VOLTAGE -752 608 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL npn -32 832 R0
SYMATTR InstName Q1
SYMATTR Value NUHFARRY
SYMBOL npn -528 832 M0
SYMATTR InstName Q2
SYMATTR Value NUHFARRY
SYMBOL res -256 720 R0
SYMATTR InstName R3
SYMATTR Value 4.7Meg
SYMBOL res -480 720 R0
SYMATTR InstName R4
SYMATTR Value 4.701Meg
SYMBOL cap -528 928 R0
SYMATTR InstName C3
SYMATTR Value 0.68p
SYMBOL cap -224 912 R0
SYMATTR InstName C4
SYMATTR Value 0.68p
SYMBOL npn -128 640 R0
SYMATTR InstName Q10
SYMATTR Value NUHFARRY
SYMBOL RES -256 544 R0
WINDOW 3 30 76 Left 2
SYMATTR Value 1Meg
SYMATTR InstName R2
SYMBOL RES -48 624 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R11
SYMATTR Value 1Meg
TEXT -768 1176 Left 0 !.tran 0 150u 50u startup
TEXT -776 1112 Left 0 ;This example schematic is supplied for informational/educational purposes only.\nJuly 7, 2008 by Bill Sloman
(but blame the Q10 output stage on James Arthur).
TEXT -480 1176 Left 0 !.model NUHFARRY NPN\n+ (IS = 1.840E-16 XTI = 3.000E+00 EG = 1.110E+00 VAF = 7.200E+01\n+ VAR = 4.500E+00 BF =
1.036E+02 ISE = 1.686E-19 NE = 1.400E+00\n+ IKF = 5.400E-02 XTB = 0.000E+00 BR = 1.000E+01 ISC=1.605E-14\n+ NC = 1.800E+00 IKR =
5.400E-02 RC = 1.140E+01 CJC = 3.980E-13\n+ MJC = 2.400E-01 VJC = 9.700E-01 FC = 5.000E-01 CJE = 2.400E-13\n+ MJE = 5.100E-01 VJE =
8.690E-01 TR = 4.000E-09 TF = 10.51E-12\n+ ITF = 3.500E-02 XTF = 2.300E+00 VTF = 3.500E+00 PTF = 0.000E+00\n+ XCJC = 9.000E-01 CJS =
1.150E-13 VJS = 7.500E-01 MJS = 0.000E+00\n+ RE = 1.848E+00 RB = 5.007E+01 RBM = 1.974E+00 KF = 0.000E+00\n+ AF = 1.000E+00)
TEXT -32 1128 Left 0 ;Q2's collector is loaded by C2,\nlimiting risetime. Q10 isolates\nQ1's collector, allowing that node\nto
charge much more rapidly.\n \nQ10 doubles as a common-base\namplifier stage, further squaring up the\noutput from Q10's collector.\n
\nThe new output is taken from\nQ10's collector.\n \nJames Arthur, 9-Jul-2008
TEXT 128 680 Left 0 ;This circuit was originally\ndesigned by Bill Sloman and\nJames Arthur in 2008.\n \nThis version uses the
55GN01FA HFA3046/3096/3127/3128\nTransistor Array SPICE Models taken from\nRenesas Application Note MM3046\nRev.1.00\nFebruary
1994\nCopy/paste by Edward Rawde in June 2024.\nRemove spaces in exponents. E.g. BF = 1.036E+02\n \nFrequency of oscillation is 95
KHz