Re: LTSpice model for a SiC MOSFET

Liste des GroupesRevenir à se design 
Sujet : Re: LTSpice model for a SiC MOSFET
De : bill.sloman (at) *nospam* ieee.org (Bill Sloman)
Groupes : sci.electronics.design
Date : 27. May 2025, 05:37:58
Autres entêtes
Organisation : A noiseless patient Spider
Message-ID : <1013fj8$2elfk$2@dont-email.me>
References : 1 2 3 4 5 6 7
User-Agent : Mozilla Thunderbird
On 27/05/2025 9:09 am, john larkin wrote:
On Wed, 21 May 2025 18:20:25 -0700, KevinJ93 <kevin_es@whitedigs.com>
wrote:
 
On 5/21/25 12:20 AM, Bill Sloman wrote:
On 21/05/2025 3:47 am, KevinJ93 wrote:
On 5/20/25 1:46 AM, Bill Sloman wrote:
On 20/05/2025 1:13 am, Liz Tuddenham wrote:
Bill Sloman <bill.sloman@ieee.org> wrote:
>
I'm looking at a problem where somebody wants to step down a 1kV low
current source to 3.3V.
>
The Baxandall class-D oscillator could do it, but it needs a pair
1.7kV
MOSFETs for the job. The Infineon SiC IMH170R450M1 would do it -
though
it's a much higher current part (10A) than the job needs (about 1mA).
>
I've dived into the Infineon rabbit-hole which promises LTSpice
models,
but wasn't able to find one.
>
Does anybody know of a similar - ideally cheaper and smaller - part
for
which there is an LTSpice model?
>
How about a piezoelectric transformer run in reverse?
>
The piezoelectric transformer is an interesting idea.
>
Neon tubes illuminating a solar cell?
>
Neither is all that efficient.
>
Capacitive divider using a spare core in the
mains supply lead as one plate of the capacitor?  (Depending on supply
frequency and required output current.)
>
I can't see how that could work. Charging up lots of capacitor is
series, and discharging them in parallel is one mode of current
multiplication, but about the only kind of switch that would work
would be a reed relay, and they are slow and don't last long when
cycled fast.
>
Dry reeds are good for 10 million closures, mercury-wetted reeds for
about 100 million, and neither is all that cheap or compact.
>
>
The Art of Engineering #3 (I think) - describes a "Reverse Marx
Generator" that does exactly that (charging caps in series and
discharging in parallel). It uses diodes as the switching element.
>
The forward diode drop is inconsequential at 1kV, but inconvenient at
3.3V. And you'd need 250 stages in this application.
>
I've got AOE3. It's index doesn't point to any "reverse Marx generator".
Google search throws up links, but nothing useful.
>
The classic Marx generator uses spark gaps as its switches. I have used
them myself (to start a xenon arc lamp), but they wouldn't be useful here.
>
>
Sorry -- it is on page 440 of the X-chapters, not AOE3.
>
The reverse Marx generator doesn't need to go all the way down to 3.3V
it could just increase the current and reduce voltage to the point where
a conventional converter (such as a flyback) can be used without
excessive voltage devices being used.
 The specs, as far as I can tell, suggest 1KV at 1 ma in and 3.3v at 3
ma out. The required efficiency is then 1%.
Actually 1kV at 10uA in. The one 1mA was a constraint on the switching transistor based on the current that might circulate in the resonant tank.

So use a resistor and a zener to make 36 volts and dump it here:
 https://www.digikey.com/en/products/detail/mornsun-america-llc/K78L03-1000R3/16571443
 That will be about 3% efficient and cost under $2.
Misunderstanding the constraints can lead people to propose inappropriate solutions.
--
Bill Sloman, Sydney

Date Sujet#  Auteur
18 May 25 * LTSpice model for a SiC MOSFET114Bill Sloman
18 May 25 +* Re: LTSpice model for a SiC MOSFET62john larkin
19 May 25 i`* Re: LTSpice model for a SiC MOSFET61Bill Sloman
19 May 25 i +* Re: LTSpice model for a SiC MOSFET34john larkin
19 May 25 i i`* Re: LTSpice model for a SiC MOSFET33Bill Sloman
19 May 25 i i +* Re: LTSpice model for a SiC MOSFET16john larkin
19 May 25 i i i`* Re: LTSpice model for a SiC MOSFET15Bill Sloman
19 May 25 i i i `* Re: LTSpice model for a SiC MOSFET14Edward Rawde
19 May 25 i i i  +* Re: LTSpice model for a SiC MOSFET2john larkin
20 May 25 i i i  i`- Re: LTSpice model for a SiC MOSFET1Bill Sloman
20 May 25 i i i  `* Re: LTSpice model for a SiC MOSFET11Bill Sloman
20 May 25 i i i   `* Re: LTSpice model for a SiC MOSFET10Mike Perkins
20 May 25 i i i    `* Re: LTSpice model for a SiC MOSFET9Bill Sloman
20 May 25 i i i     `* Re: LTSpice model for a SiC MOSFET [OT]8Liz Tuddenham
21 May 25 i i i      `* Re: LTSpice model for a SiC MOSFET [OT]7legg
21 May 25 i i i       +* Re: LTSpice model for a SiC MOSFET [OT]5Liz Tuddenham
21 May18:16 i i i       i`* Re: LTSpice model for a SiC MOSFET [OT]4john larkin
21 May18:51 i i i       i +* Re: LTSpice model for a SiC MOSFET [OT]2Phil Hobbs
21 May19:19 i i i       i i`- Re: LTSpice model for a SiC MOSFET [OT]1Bill Sloman
21 May21:14 i i i       i `- Re: LTSpice model for a SiC MOSFET [OT]1Liz Tuddenham
21 May 25 i i i       `- Re: LTSpice model for a SiC MOSFET [OT]1Bill Sloman
19 May 25 i i `* Re: LTSpice model for a SiC MOSFET16Edward Rawde
19 May 25 i i  +* Re: LTSpice model for a SiC MOSFET2john larkin
20 May 25 i i  i`- Re: LTSpice model for a SiC MOSFET1Bill Sloman
20 May 25 i i  `* Re: LTSpice model for a SiC MOSFET13Bill Sloman
20 May 25 i i   `* Re: LTSpice model for a SiC MOSFET12Edward Rawde
20 May 25 i i    +- Re: LTSpice model for a SiC MOSFET1john larkin
20 May 25 i i    +- Re: LTSpice model for a SiC MOSFET1John R Walliker
20 May 25 i i    `* Re: LTSpice model for a SiC MOSFET9Bill Sloman
20 May 25 i i     `* Re: LTSpice model for a SiC MOSFET8Edward Rawde
21 May 25 i i      `* Re: LTSpice model for a SiC MOSFET7Bill Sloman
21 May 25 i i       `* Re: LTSpice model for a SiC MOSFET6Edward Rawde
21 May 25 i i        +- Re: LTSpice model for a SiC MOSFET1Bill Sloman
21 May 25 i i        `* Re: LTSpice model for a SiC MOSFET4john larkin
21 May 25 i i         +* Re: LTSpice model for a SiC MOSFET2Edward Rawde
21 May18:52 i i         i`- Re: LTSpice model for a SiC MOSFET1Bill Sloman
21 May18:49 i i         `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
19 May 25 i +* Re: LTSpice model for a SiC MOSFET20legg
19 May 25 i i+* Re: LTSpice model for a SiC MOSFET11Bill Sloman
19 May 25 i ii`* Re: LTSpice model for a SiC MOSFET10legg
20 May 25 i ii `* Re: LTSpice model for a SiC MOSFET9Bill Sloman
20 May 25 i ii  `* Re: LTSpice model for a SiC MOSFET8legg
20 May 25 i ii   +* Re: LTSpice model for a SiC MOSFET4john larkin
20 May 25 i ii   i`* Re: LTSpice model for a SiC MOSFET3Bill Sloman
21 May 25 i ii   i `* Re: LTSpice model for a SiC MOSFET2john larkin
21 May 25 i ii   i  `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
20 May 25 i ii   `* Re: LTSpice model for a SiC MOSFET3Bill Sloman
21 May 25 i ii    `* Re: LTSpice model for a SiC MOSFET2legg
21 May 25 i ii     `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
20 May 25 i i`* Re: LTSpice model for a SiC MOSFET8john larkin
20 May 25 i i `* Re: LTSpice model for a SiC MOSFET7Bill Sloman
26 May11:17 i i  `* Re: LTSpice model for a SiC MOSFET6Cursitor Doom
26 May14:44 i i   +* Re: LTSpice model for a SiC MOSFET2john larkin
26 May15:55 i i   i`- Re: LTSpice model for a SiC MOSFET1Bill Sloman
26 May15:49 i i   `* Re: LTSpice model for a SiC MOSFET3Bill Sloman
26 May22:51 i i    `* Re: LTSpice model for a SiC MOSFET2Cursitor Doom
27 May05:29 i i     `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
25 May19:20 i `* Re: LTSpice model for a SiC MOSFET6JM
26 May16:07 i  `* Re: LTSpice model for a SiC MOSFET5Bill Sloman
26 May16:57 i   `* Re: LTSpice model for a SiC MOSFET4JM
26 May17:43 i    `* Re: LTSpice model for a SiC MOSFET3Bill Sloman
27 May19:09 i     `* Re: LTSpice model for a SiC MOSFET2JM
28 May16:16 i      `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
18 May 25 +- Re: LTSpice model for a SiC MOSFET1legg
18 May 25 +* Re: LTSpice model for a SiC MOSFET6legg
19 May 25 i`* Re: LTSpice model for a SiC MOSFET5Bill Sloman
19 May 25 i `* Re: LTSpice model for a SiC MOSFET4legg
19 May 25 i  `* Re: LTSpice model for a SiC MOSFET3Bill Sloman
19 May 25 i   `* Re: LTSpice model for a SiC MOSFET2legg
20 May 25 i    `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
19 May 25 +* Re: LTSpice model for a SiC MOSFET35Liz Tuddenham
19 May 25 i+* Re: LTSpice model for a SiC MOSFET7john larkin
22 May09:44 ii`* Re: LTSpice model for a SiC MOSFET6Liz Tuddenham
22 May15:36 ii `* Re: LTSpice model for a SiC MOSFET5john larkin
22 May16:50 ii  `* Re: LTSpice model for a SiC MOSFET4Liz Tuddenham
22 May17:50 ii   `* Re: LTSpice model for a SiC MOSFET3john larkin
23 May10:04 ii    `* Re: LTSpice model for a SiC MOSFET2Liz Tuddenham
23 May14:54 ii     `- Re: LTSpice model for a SiC MOSFET1john larkin
20 May 25 i`* Re: LTSpice model for a SiC MOSFET27Bill Sloman
20 May 25 i +* Re: LTSpice model for a SiC MOSFET8Liz Tuddenham
20 May 25 i i`* Re: LTSpice model for a SiC MOSFET7Bill Sloman
21 May 25 i i `* Re: LTSpice model for a SiC MOSFET6Liz Tuddenham
21 May 25 i i  +* Re: LTSpice model for a SiC MOSFET3Bill Sloman
21 May 25 i i  i`* Re: LTSpice model for a SiC MOSFET2Liz Tuddenham
21 May 25 i i  i `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
21 May 25 i i  `* Re: LTSpice model for a SiC MOSFET2john larkin
21 May18:55 i i   `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
20 May 25 i `* Re: LTSpice model for a SiC MOSFET18KevinJ93
21 May 25 i  `* Re: LTSpice model for a SiC MOSFET17Bill Sloman
22 May02:20 i   `* Re: LTSpice model for a SiC MOSFET16KevinJ93
22 May09:12 i    +* Re: LTSpice model for a SiC MOSFET8Bill Sloman
22 May11:43 i    i`* Re: LTSpice model for a SiC MOSFET7piglet
22 May14:41 i    i +* Re: LTSpice model for a SiC MOSFET3Bill Sloman
22 May19:46 i    i i`* Re: LTSpice model for a SiC MOSFET2piglet
23 May06:17 i    i i `- Re: LTSpice model for a SiC MOSFET1Bill Sloman
22 May15:42 i    i +* Re: LTSpice model for a SiC MOSFET2john larkin
22 May17:28 i    i i`- Re: LTSpice model for a SiC MOSFET1Bill Sloman
23 May15:26 i    i `- Re: LTSpice model for a SiC MOSFET1legg
27 May00:09 i    `* Re: LTSpice model for a SiC MOSFET7john larkin
27 May05:37 i     `* Re: LTSpice model for a SiC MOSFET6Bill Sloman
27 May14:16 i      `* Re: LTSpice model for a SiC MOSFET5Liz Tuddenham
19 May 25 +* Re: LTSpice model for a SiC MOSFET4Edward Rawde
27 May15:02 `* Re: LTSpice model for a SiC MOSFET5Joe Gwinn

Haut de la page

Les messages affichés proviennent d'usenet.

NewsPortal