Sujet : Re: LTSpice model for a SiC MOSFET
De : liz (at) *nospam* poppyrecords.invalid.invalid (Liz Tuddenham)
Groupes : sci.electronics.designDate : 27. May 2025, 14:16:11
Autres entêtes
Organisation : Poppy Records
Message-ID : <1rczwrr.jvkddh8kzgo2N%liz@poppyrecords.invalid.invalid>
References : 1 2 3 4 5 6 7 8
User-Agent : MacSOUP/2.4.6
Bill Sloman <
bill.sloman@ieee.org> wrote:
On 27/05/2025 9:09 am, john larkin wrote:
[...]
The specs, as far as I can tell, suggest 1KV at 1 ma in and 3.3v at 3
ma out. The required efficiency is then 1%.
Actually 1kV at 10uA in.
Good grief! A 10-megohm quarter watt resistor with a zener diode is
the obvious answer.
[...]
Misunderstanding the constraints can lead people to propose
inappropriate solutions.
How can anyone misunderstand something they have never been told?
-- ~ Liz Tuddenham ~(Remove the ".invalid"s and add ".co.uk" to reply)www.poppyrecords.co.uk